View XCR5128-7TQ128C_847136.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

application note ds041 (v1.4) january 19, 2001 www.xilinx.com 1 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. features ? industry's first totalcmos? pld - both cmos design and process technologies fast zero power (fzp?) design technique provides ultra-low power and very high speed ieee 1149.1-compliant, jtag testing capability - four pin jtag interface (tck, tms, tdi, tdo) - ieee 1149.1 tap controller - jtag commands include: bypass, sample/preload, extest, usercode, idcode, highz 5v, in-system programmable (isp) using the jtag interface - on-chip supervoltage generation - isp commands include: enable, erase, program, verify - supported by multiple isp programming platforms high speed pin-to-pin delays of 7.5 ns ultra-low static power of less than 100 a 100% routable with 100% utilization while all pins and all macrocells are fixed deterministic timing model that is extremely simple to use four clocks available programmable clock polarity at every macrocell support for asynchronous clocking innovative xpla? architecture combines high speed with extreme flexibility 1000 erase/program cycles guaranteed 20 years data retention guaranteed logic expandable to 37 product terms pci compliant advanced 0.5 e 2 cmos process security bit prevents unauthorized access design entry and verification using industry standard and xilinx cae tools reprogrammable using industry standard device programmers innovative control term structure provides either sum terms or product terms in each logic block for: - programmable 3-state buffer - asynchronous macrocell register preset/reset programmable global 3-state pin facilitates "bed of nails" testing without using logic resources available in plcc, vqfp, and pqfp packages available in both commercial and industrial grades description the xcr5128 cpld (complex programmable logic device) is the third in a family of coolrunner ? cplds from xilinx. these devices combine high speed and zero power in a 128 macrocell cpld. with the fzp design technique, the xcr5128 offers true pin-to-pin speeds of 7.5 ns, while simultaneously delivering power that is less than 100 a at standby without the need for ? turbo bits' or other power down schemes. by replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in plds since the bipolar era) with a cas- caded chain of pure cmos gates, the dynamic power is also substantially lower than any competing cpld. these devices are the first totalcmos plds, as they use both a cmos process technology and the patented full cmos fzp design technique. for 3v applications, xilinx also offers the high-speed xcr3128 cpld that offers these fea- tures in a full 3v implementation. the xilinx fzp cplds utilize the patented xpla (extended programmable logic array) architecture. the xpla architecture combines the best features of both pla and pal type structures to deliver high speed and flexible logic allocation that results in superior ability to make design changes with fixed pinouts. the xpla structure in each logic block provides a fast 7.5 ns pal path with five dedicated product terms per output. this pal path is joined by an additional pla structure that deploys a pool of 32 product terms to a fully programmable or array that can allocate the pla product terms to any output in the logic block. this combination allows logic to be allocated effi- ciently throughout the logic block and supports as many as 37 product terms on an output. the speed with which logic is allocated from the pla array to an output is only 2 ns, regardless of the number of pla product terms used, which results in worst case t pd 's of only 9.5 ns from any pin to any other pin. in addition, logic that is common to multiple out- puts can be placed on a single pla product term and shared across multiple outputs via the or array, effectively increasing design density. the xcr5128 cplds are supported by industry standard cae tools (cadence/orcad, exemplar logic, mentor, syn- opsys, synario, viewlogic, and synplicity), using text (abel, vhdl, verilog) and/or schematic entry. design ver- ification uses industry standard simulators for functional and timing simulation. development is supported on per- sonal computer, sparc, and hp platforms. device fitting 0 xcr5128: 128 macrocell cpld ds041 (v1.4) january 19, 2001 0 14* product specification r
r xcr5128: 128 macrocell cpld ds041 (v1.4) january 19, 2001 www.xilinx.com 2 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. uses a xilinx developed tool, xpla professional (available on the xilinx web site). the xcr5128 cpld is electrically reprogrammable using industry standard device programmers from vendors such as data i/o, bp microsystems, sms, and others. the xcr5128 also includes an industry-standard, ieee 1149.1, jtag interface through which in-system program- ming (isp) and reprogramming of the device is supported. xpla architecture figure 1 shows a high level block diagram of a 128 macro- cell device implementing the xpla architecture. the xpla architecture consists of logic blocks that are interconnected by a zero-power interconnect array (zia). the zia is a vir- tual crosspoint switch. each logic block is essentially a 36v16 device with 36 inputs from the zia and 16 macro- cells. each logic block also provides 32 zia feedback paths from the macrocells and i/o pins. from this point of view, this architecture looks like many other cpld architectures. what makes the coolrunner family unique is what is inside each logic block and the design technique used to implement these logic blocks. the contents of the logic block will be described next. logic block i/o 36 16 16 36 16 16 mc1 mc2 mc16 i/o mc1 mc2 mc16 logic block i/o 36 16 16 36 16 16 mc1 mc2 mc16 i/o mc1 mc2 mc16 zia logic block logic block logic block i/o 36 16 16 36 16 16 mc1 mc2 mc16 i/o mc1 mc2 mc16 logic block logic block i/o 36 16 16 36 16 16 mc1 mc2 mc16 i/o mc1 mc2 mc16 sp00464 logic block figure 1: xilinx xpla cpld architecture
r xcr5128: 128 macrocell cpld 3 www.xilinx.com ds041 (v1.4) january 19, 2001 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. logic block architecture figure 2 illustrates the logic block architecture. each logic block contains control terms, a pal array, a pla array, and 16 macrocells. the six control terms can individually be con- figured as either sum or product terms, and are used to control the preset/reset and output enables of the 16 mac- rocells ? flip-flops. the pal array consists of a programma- ble and array with a fixed or array, while the pla array consists of a programmable and array with a programma- ble or array. the pal array provides a high speed path through the array, while the pla array provides increased product term density. each macrocell has five dedicated product terms from the pal array. the pin-to-pin t pd of the xcr5128 device through the pal array is 7.5 ns. if a macrocell needs more than five product terms, it simply gets the additional product terms from the pla array. the pla array consists of 32 product terms, which are available for use by all 16 macro- cells. the additional propagation delay incurred by a mac- rocell using one or all 32 pla product terms is just 2 ns. so the total pin-to-pin t pd for the xcr5128 using six to 37 product terms is 9.5 ns (7.5 ns for the pal + 2 ns for the pla) .
r xcr5128: 128 macrocell cpld ds041 (v1.4) january 19, 2001 www.xilinx.com 4 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. figure 2: xilinx xpla logic block architecture to 16 macrocells 6 5 control pal array 36 zia inputs pla array (32) sp00435a
r xcr5128: 128 macrocell cpld 5 www.xilinx.com ds041 (v1.4) january 19, 2001 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. macrocell architecture figure 3 shows the architecture of the macrocell used in the coolrunner family. the macrocell consists of a flip-flop that can be configured as either a d- or t- type. a d-type flip-flop is generally more useful for implementing state machines and data buffering. a t-type flip-flop is generally more useful in implementing counters. all coolrunner fam- ily members provide both synchronous and asynchronous clocking and provide the ability to clock off either the falling or rising edges of these clocks. these devices are designed such that the skew between the rising and falling edges of a clock are minimized for clocking integrity. there are four clocks available on the xcr5128 device. clock 0 (clk0) is designated as the "synchronous" clock and must be driven by an external source. clock 1 (clk1), clock 2 (clk2), and clock 3 (clk3) can either be used as a syn- chronous clock (driven by an external source) or as an asynchronous clock (driven by a macrocell equation). the timing for asynchronous clocks is different in that the t co time is extended by the amount of time that it takes for the signal to propagate through the array and reach the clock network, and the t su time is reduced. two of the control terms (ct0 and ct1) are used to control the preset/reset of the macrocell ? s flip-flop. the pre- set/reset feature for each macrocell can also be disabled. note that the power-on reset leaves all macrocells in the "zero" state when power is properly applied. the other four control terms (ct2-ct5) can be used to control the output enable of the macrocell ? s output buffers. the reason there are as many control terms dedicated for the output enable of the macrocell is to insure that all coolrunner devices are pci compliant. the macrocell ? s output buffers can also be always enabled or disabled. all coolrunner devices also provide a global 3-state (gts) pin, which, when enabled and pulled low, will 3-state all the outputs of the device. this pin is provided to support "in-circuit testing" or "bed-of-nails testing". there are two feedback paths to the zia: one from the mac- rocell, and one from the i/o pin. the zia feedback path before the output buffer is the macrocell feedback path, while the zia feedback path after the output buffer is the i/o pin zia path. when the macrocell is used as an output, the output buffer is enabled, and the macrocell feedback path can be used to feedback the logic implemented in the mac- rocell. when the i/o pin is used as an input, the output buffer will be 3-stated and the input signal will be fed into the zia via the i/o feedback path, and the logic imple- mented in the buried macrocell can be fed back to the zia via the macrocell feedback path. it should be noted that unused inputs or i/os should be properly terminated (see the section on terminations in this data sheet and the appli- cation note: terminating unused i/o pins in xilinx xpla1 and xpla2 cplds ). figure 3: xcr5128 macrocell architecture ct2 ct3 ct4 ct5 v cc gnd init (p or r) d/t q clk0 clk0 pa l pla clk1 clk1 to zia gnd ct0 ct1 gnd gts clk2 clk2 clk3 clk3 sp00457
r xcr5128: 128 macrocell cpld ds041 (v1.4) january 19, 2001 www.xilinx.com 6 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. simple timing model figure 4 shows the coolrunner timing model. the cool- runner timing model looks very much like a 22v10 timing model in that there are three main timing parameters, including t pd , t su , and t co . in other competing architec- tures, the user may be able to fit the design into the cpld, but is not sure whether system timing requirements can be met until after the design has been fit into the device. this is because the timing models of competing architectures are very complex and include such things as timing dependen- cies on the number of parallel expanders borrowed, shar- able expanders, varying number of x and y routing channels used, etc. in the xpla architecture, the user knows up front whether the design will meet system timing requirements. this is due to the simplicity of the timing model. totalcmos design technique for fast zero power xilinx is the first to offer a totalcmos cpld, both in pro- cess technology and design technique. xilinx employs a cascade of cmos gates to implement its sum of products instead of the traditional sense amp approach. this cmos gate implementation allows xilinx to offer cplds which are both high performance and low power, breaking the para- digm that to have low power, you must have low perfor- mance. refer to figure 5 and ta bl e 1 showing the i cc vs. frequency of xilinx ? xcr5128 totalcmos cpld (data taken w/eight up/down, loadable 16 bit counters at 5v, 25 c. figure 4: coolrunner timing model output pin input pin sp00441 t pd_pal = combinatorial pal only t pd_pla = combinatorial pal + pla output pin input pin dq registered t su_pal = pal only t su_pla = pal + pla registered t co global clock pin
r xcr5128: 128 macrocell cpld 7 www.xilinx.com ds041 (v1.4) january 19, 2001 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. jtag testing capability jtag is the commonly-used acronym for the boundary scan test (bst) feature defined for integrated circuits by ieee standard 1149.1. this standard defines input/output pins, logic control functions, and commands which facilitate both board and device level testing without the use of spe- cialized test equipment. bst provides the ability to test the external connections of a device, test the internal logic of the device, and capture data from the device during normal operation. bst provides a number of benefits in each of the following areas: testability - allows testing of an unlimited number of interconnects on the printed circuit board - testability is designed in at the component level - enables desired signal levels to be set at specific pins (preload) - data from pin or core logic signals can be examined during normal operation reliability - eliminates physical contacts common to existing test fixtures (e.g., "bed-of-nails") - degradation of test equipment is no longer a concern - facilitates the handling of smaller, surface-mount components - allows for testing when components exist on both sides of the printed circuit board cost - reduces/eliminates the need for expensive test equipment - reduces test preparation time - reduces spare board inventories the xilinx xcr5128's jtag interface includes a tap port and a tap controller, both of which are defined by the ieee 1149.1 jtag specification. as implemented in the xilinx xcr5128, the tap port includes four of the five pins (refer to table 2 ) described in the jtag specification: tck, tms, tdi, and tdo. the fifth signal defined by the jtag specifi- cation is trst* (test reset). trst* is considered an optional signal, since it is not actually required to perform bst or isp. the xilinx xcr5128 saves an i/o pin for gen- eral purpose use by not implementing the optional trst* signal in the jtag interface. instead, the xilinx xcr5128 supports the test reset functionality through the use of its power up reset circuit, which is included in all xilinx cplds. the pins associated with the power up reset circuit should connect to an external pull-up resistor to keep the jtag signals from floating when they are not being used. in the xilinx xcr5128, the four mandatory jtag pins each require a unique, dedicated pin on the device. however, if jtag and isp are not desired in the end-application, these pins may instead be used as additional general i/o pins. the decision as to whether these pins are used for jtag/isp or as general i/o is made when the jedec file is generated. if the use of jtag/isp is selected, the dedi- table 1: i cc vs. frequency (v cc = 5v, 25 c) frequency (mhz) 0 1 20 40 60 80 100 120 typical i cc (ma) 0.5 1 20 40 60 80 99 118 frequency (mhz) sp00465 0 20406080100 0 20 40 60 80 120 i cc (ma) 100 120 figure 5: i cc vs. frequency at v cc = 5v, 25 c
r xcr5128: 128 macrocell cpld ds041 (v1.4) january 19, 2001 www.xilinx.com 8 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. cated pins are not available for general purpose use. how- ever, unlike competing cpld ? s, the xilinx xcr5128 does allow the macrocell logic associated with these dedicated pins to be used as buried logic even when jtag/isp is selected. ta bl e 3 defines the dedicated pins used by the four mandatory jtag signals for each of the xcr5128 package types. jtag specifications define two sets of commands to sup- port boundary-scan testing: high-level commands and low-level commands. high-level commands are executed via board test software on an a user test station such as automated test equipment, a pc, or an engineering work- station (ews). each high-level command comprises a sequence of low level commands. these low-level com- mands are executed within the component under test, and therefore must be implemented as part of the tap control- ler design. the set of low-level boundary-scan commands implemented in the xilinx xcr5128 is defined in table 4 . by supporting this set of low-level commands, the xcr5128 allows execution of all high-level boundary-scan commands. table 2: jtag pin description pin name description tck test clock output clock pin to shift the serial data and instructions in and out of the tdi and tdo pins, respectively. tck is also used to clock the tap controller state machine. tms test mode select serial input pin selects the jtag instruction mode. tms should be driven high during user mode operation. tdi test data input serial input pin for instructions and test data. data is shifted in on the rising edge of tck. tdo test data output serial output pin for instructions and test data. data is shifted out on the falling edge of tck. the signal is tri-stated if data is not being shifted out of the device. table 3: xcr5128 jtag pinout by package type device pz5128 (pin number / macrocell #) tck tms tdi tdo 84-pin plcc 62 / 96 (f15) 23 / 48 (c15) 14 / 32 (b15) 71 / 112 (g15) 100-pin pqfp 64 / 96 (f15) 17 / 48 (c15) 6 / 32 (b15) 75 / 112 (g15) 100-pin vqfp 62 / 96 (f15) 15 / 48 (c15) 4 / 32 (b15) 73 / 112 (g15) 128-pin tqfp 82 / 96 (f15) 21 / 48 (c15) 8 / 32 (b15) 95 / 112 (g15) 160-pin pqfp 99 / 96 (f15) 22 / 48 (c15) 9 / 32 (b15) 112/ 112 (g15) table 4: xcr5128 low-level jtag boundary-scan commands instruction (instruction code) register used description sample/preload (0010) boundary-scan register the mandatory sample/preload instruction allows a snapshot of the normal operation of the component to be taken and examined. it also allows data values to be loaded onto the latched parallel outputs of the boundary-scan shift-register prior to selection of the other boundary-scan test instructions. extest (0000) boundary-scan register the mandatory extest instruction allows testing of off-chip circuitry and board level interconnections. data would typically be loaded onto the latched parallel outputs of boundary-scan shift-register using the sample/preload instruction prior to selection of the extest instruction. bypass (1111) bypass register places the 1 bit bypass register between the tdi and tdo pins, which allows the bst data to pass synchronously through the selected device to adjacent devices during normal device operation. the bypass instruction can be entered by holding tdi at a constant high value and completing an instruction-scan cycle.
r xcr5128: 128 macrocell cpld 9 www.xilinx.com ds041 (v1.4) january 19, 2001 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. 5v, in-system programming (isp) isp is the ability to reconfigure the logic and functionality of a device, printed circuit board, or complete electronic sys- tem before, during, and after its manufacture and shipment to the end customer. isp provides substantial benefits in each of the following areas: design - faster time-to-market - debug partitioning and simplified prototyping - printed circuit board reconfiguration during debug - better device and board level testing manufacturing - multi-functional hardware - reconfigurability for test - eliminates handling of "fine lead-pitch" components for programming - reduced inventory and manufacturing costs - improved quality and reliability field support - easy remote upgrades and repair - support for field configuration, re-configuration, and customization the xilinx xcr5128 allows for 5v, in-system program- ming/reprogramming of its eeprom cells via its jtag interface. an on-chip charge pump eliminates the need for externally-provided supervoltages, so that the xcr5128 may be easily programmed on the circuit board using only the 5v supply required by the device for normal operation. a set of low-level isp basic commands implemented in the xcr5128 enable this feature. the isp commands imple- mented in the xilinx xcr5128 are specified in table 6. please note that an enable command must precede all isp commands unless an enable command has already been given for a preceding isp command and the device has not gone through a test-logic/rest tap controller state. terminations the coolrunner xcr5128 cplds are totalcmos devices. as with other cmos devices, it is important to consider how to properly terminate unused inputs and i/o pins when fabricating a pc board. allowing unused inputs and i/o pins to float can cause the voltage to be in the linear region of the cmos input structures, which can increase the power consumption of the device. the xcr5128 cplds have programmable on-chip pull-down resistors on each i/o pin. these pull-downs are automatically activated by the fitter software for all unused i/o pins. note that an i/o macrocell used as buried logic that does not have the i/o pin used for input is considered to be unused, and the pull-down resistors will be turned on. we recommend that any unused i/o pins on the xcr5128 device be left uncon- nected. there are no on-chip pull-down structures associated with the dedicated input pins. xilinx recommends that any unused dedicated inputs be terminated with external 10k ? pull-up resistors. these pins can be directly connected to v cc or gnd, but using the external pull-up resistors main- tains maximum design flexibility should one of the unused dedicated inputs be needed due to future design changes. when using the jtag/isp functions, it is also recom- mended that 10k ? pull-up resistors be used on each of the pins associated with the four mandatory jtag signals. let- ting these signals float can cause the voltage on tms to come close to ground, which could cause the device to enter jtag/isp mode at unspecified times. see the appli- cation notes jtag and isp overview for xilinx xpla1 and xpla2 cplds and terminating unused i/o pins in xilinx xpla1 and xpla2 coolrunner cplds for more informa- tion. idcode (0001) boundary-scan register selects the idcode register and places it between tdi and tdo, allowing the idcode to be serially shifted out of tdo. the idcode instruction permits blind interrogation of the components assembled onto a printed circuit board. thus, in circumstances where the component population may vary, it is possible to determine what components exist in a product. highz (0101) bypass register the highz instruction places the component in a state in which all of its system logic outputs are placed in an inactive drive state (e.g., high impedance). in this state, an in-circuit test system may drive signals onto the connections normally driven by a component output without incurring the risk of damage to the component. the highz instruction also forces the bypass register between tdi and tdo. table 4: xcr5128 low-level jtag boundary-scan commands
r xcr5128: 128 macrocell cpld ds041 (v1.4) january 19, 2001 www.xilinx.com 10 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. jtag and isp interfacing a number of industry-established methods exist for jtag/isp interfacing with cpld ? s and other integrated cir- cuits. the xilinx xcr5128 supports the following methods: pc parallel port workstation or pc serial port embedded processor automated test equipment third party programmers high-end jtag and isp tools a boundary-scan description language (bsdl) descrip- tion of the xcr5128 is also available from xilinx for use in test program development. for more details on jtag and isp for the xcr5128, refer to the related application note: jtag and isp in xilinx cplds . table 5: low level isp commands instruction (register used) instruction code description enable (isp shift register) 1001 enables the erase, program, and verify commands. using the enable instruction before the erase, program, and verify instructions allows the user to specify the outputs the device using the jtag boundary-scan sample/preload command. erase (isp shift register) 1010 erases the entire eeprom array. the outputs during this operation can be defined by user by using the jtag sample/preload command. program (isp shift register) 1011 programs the data in the isp shift register into the addressed eeprom row. the outputs during this operation can be defined by user by using the jtag sample/preload command. verify (isp shift register) 1100 transfers the data from the addressed row to the isp shift register. the data can then be shifted out and compared with the jedec file. the outputs during this operation can be defined by user by using the jtag sample/preload command.
r xcr5128: 128 macrocell cpld 11 www.xilinx.com ds041 (v1.4) january 19, 2001 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. programming specifications absolute maximum ratings 1 operating range symbol parameter min. max. unit dc parameters v ccp v cc supply program/verify 4.5 5.5 v i ccp i cc limit program/verify 200 ma v ih input voltage (high) 2.0 v v il input voltage (low) 0.8 v v sol output voltage (low) 0.5 v v soh output voltage (high) 2.4 v tdo_i ol output current (low) 12 ma tdo_i oh output current (high) -12 ma ac parameters f max clk maximum frequency 10 mhz pwe pulse width erase 100 ms pwp pulse width program 10 ms pwv pulse width verify 10 s init initialization time 100 s tms_su tms setup time before tck 10 ns tdi_su tdi setup time before tck 10 ns tms_h tms hold time after tck 20 ns tdi_h tdi hold time after tck 20 ns tdo_co tdo valid after tck 30 ns symbol parameter min. max. unit v cc supply voltage 2 -0.5 7.0 v v i input voltage -1.2 v cc +0.5 v v out output voltage -0.5 v cc +0.5 v i in input current -30 30 ma i out output current -100 100 ma t j maximum junction temperature -40 150 5 c t str storage temperature -65 150 5 c notes: 1. stresses above those listed may cause malfunction or permanent damage to the device. this is a stress rating only. functional operation at these or any other condition above those indicated in the operational and programming specification is not implied. 2. the chip supply voltage must rise monotonically. product grade temperature voltage commercial 0 to +70 c5.0v + 5% industrial -40 to +85 c5.0v + 10%
r xcr5128: 128 macrocell cpld ds041 (v1.4) january 19, 2001 www.xilinx.com 12 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. dc electrical characteristics for commercial grade devices commercial: 0 c t amb +70 c; 4.75v v cc 5.25v symbol parameter test conditions min. max. unit v il input voltage low v cc = 4.75v 0.8 v v ih input voltage high v cc = 5.25v 2.0 v v i input clamp voltage v cc = 4.75v, i in = -18ma -1.2 v v ol output voltage low v cc = 4.75v, i ol = 12ma 0.5 v v oh output voltage high v cc = 4.75v, i oh = -12ma 2.4 v i i input leakage current v in = 0 to v cc -10 10 a i oz 3-stated output leakage current v in = 0 to v cc -10 10 a i ccq standby current v cc = 5.25v, t amb = 0 c 100 a i ccd 2 dynamic current v cc = 5.25v, t amb = 0 c at 1 mhz 5 ma v cc = 5.25v, t amb = 0 c at 50 mhz 75 ma i os short circuit output current 3 one pin at a time for no longer than 1 second -50 -200 ma c in input pin capacitance 3 t amb = 25 c, f = 1 mhz 8 pf c clk clock input capacitance 3 t amb = 25 c, f = 1 mhz 5 12 pf c i/o i/o pin capacitance 3 t amb = 25 c, f = 1 mhz 10 pf notes: 1. see table 1 on page 7 for typical values. 2. his parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs disabled and unloaded. inputs are tied to v cc or ground. this parameter guaranteed by design and characterization, not testing. 3. typical values, not tested.
r xcr5128: 128 macrocell cpld 13 www.xilinx.com ds041 (v1.4) january 19, 2001 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. ac electrical characteristics 1 for commercial grade devices commercial: 0 c t amb +70 c; 4.75v v cc 5.25v symbol parameter 71012 unit min/ max. min. max. min. max. t pd_pal propagation delay time, input (or feedback node) to output through pal 2 7.5 2 10 2 12 ns t pd_pla propagation delay time, input (or feedback node) to output through pal + pla 3 9.5 3 12 3 14.5 ns t co clock to out (global synchronous clock from pin) 262728ns t su_pal setup time (from input or feedback node) through pal 4.5 7 8 ns t su_pla setup time (from input or feedback node) through pal + pla 6.5 9 10.5 ns t h hold time 000ns t ch clock high time 344ns t cl clock low time 344ns t r input rise time 20 20 20 ns t f input fall time 20 20 20 ns f max1 maximum ff toggle rate 2 1/(t ch + t cl ) 167 125 125 mhz f max2 maximum internal frequency 2 1/(t supal + t cf ) 111 80 69 mhz f max3 maximum external frequency 2 1/(t supal + t co ) 95 71 63 mhz t buf output buffer delay time 1.5 1.5 1.5 ns t pdf_pa l input (or feedback node) to internal feedback node delay time through pal 2 6 2 8.5 2 10.5 ns t pdf_pl a input (or feedback node) to internal feedback node delay time through pal+ pla 3 8 3 10.5 3 13 ns t cf clock to internal feedback node delay time 4.5 5.5 6.5 ns t init delay from valid v cc to valid reset 50 50 50 s t er input to output disable 2, 3 91215ns t ea input to output valid 2 91215ns t rp input to register preset 2 11 12.5 15 ns t rr input to register reset 2 11 12.5 15 ns notes: 1. specifications measured with one output switching. see figure 6 and table 6 for derating. 2. this parameter guaranteed by design and characterization, not by test. 3. output c l = 5 pf.
r xcr5128: 128 macrocell cpld ds041 (v1.4) january 19, 2001 www.xilinx.com 14 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. dc electrical characteristics for industrial grade devices industrial: -40 c t amb +85 c; 4.5v v cc 5.5v symbol parameter test conditions min. max. unit v il input voltage low v cc = 4.5v 0.8 v v ih input voltage high v cc = 5.5v 2.0 v v i input clamp voltage v cc = 4.5v, i in = -18 ma -1.2 v v ol output voltage low v cc = 4.5v, i ol = 12 ma 0.5 v v oh output voltage high v cc = 4.5v, i oh = -12 ma 2.4 v i i input leakage current v in = 0 to v cc -10 10 a i oz 3-stated output leakage current v in = 0 to v cc -10 10 a i ccq 1 standby current v cc = 5.5v, t amb = -40 c 125 a i ccd 1, 2 dynamic current v cc = 5.5v, t amb = -40 c at 1 mhz 6 ma v cc = 5.5v, t amb = -40 c at 50 mhz 90 ma i os short circuit output current 3 one pin at a time for no longer than 1 second -50 -230 ma c in input pin capacitance 3 t amb = 25 c, f = 1 mhz 8 pf c clk clock input capacitance 3 t amb = 25 c, f = 1 mhz 5 12 pf c i/o i/o pin capacitance 3 t amb = 25 c, f = 1 mhz 10 pf notes: 1. see table 1 on page 7 for typical values. 2. this parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs disabled and unloaded. inputs are tied to v cc or ground. this parameter guaranteed by design and characterization, not testing. 3. typical values, not tested.
r xcr5128: 128 macrocell cpld 15 www.xilinx.com ds041 (v1.4) january 19, 2001 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. ac electrical characteristics for industrial grade devices industrial: -40 c t amb +85 c; 4.5v v cc 5.5v symbol parameter 10 15 unit min. max. min. max. t pd_pal propagation delay time, input (or feedback node) to output through pal 2 10 2 15 ns t pd_pla propagation delay time, input (or feedback node) to output through pal & pla 312317.5ns t co clock to out (global synchronous clock from pin) 2728ns t su_pal setup time (from input or feedback node) through pal 8 8 ns t su_pla setup time (from input or feedback node) through pal + pla 10 10.5 ns t h hold time 00ns t ch clock high time 5 5 ns t cl clock low time 5 5 ns t r input rise time 20 20 ns t f input fall time 20 20 ns f max1 maximum ff toggle rate 2 1/(t ch + t cl ) 100 100 mhz f max2 maximum internal frequency 2 1/(t supal + t cf )7169mhz f max3 maximum external frequency 2 1/(t supal + t co )6663mhz t buf output buffer delay time 1.5 1.5 ns t pdf_pal input (or feedback node) to internal feedback node delay time through pal 2 8.5 2 13.5 ns t pdf_pla input (or feedback node) to internal feedback node delay time through pal+ pla 3 10.5 3 16 ns t cf clock to internal feedback node delay time 6 6.5 ns t init delay from valid v cc to valid reset 50 50 s t er input to output disable 2, 3 15 15 ns t ea input to output valid 2 15 15 ns t rp input to register preset 2 15 17 ns t rr input to register reset 2 15 17 ns notes: 1. specifications measured with one output switching. see figure 6 and table 6 for derating. 2. this parameter guaranteed by design and characterization, not by test. 3. output c l = 5 pf.
r xcr5128: 128 macrocell cpld ds041 (v1.4) january 19, 2001 www.xilinx.com 16 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. switching characteristics voltage waveform v cc v in v out c1 r1 r2 s1 s2 component values r1 470 ? r2 250 ? c1 35 pf measurement s1 s2 t pzh open closed t pzl closed open t p closed closed sp00458a note: for t phz and t plz c = 5 pf. number of outputs switching 1 2 4 8 12 16 6.0 t pd_pal (ns) 6.4 6.8 7.2 v dd = 5v , 25 c sp00472 7.6 8.0 8.4 figure 6: t pd_pal vs. outputs switching table 6: t pd_pal vs. number of outputs switching (vcc = 5v) number of outputs 1 2 4 8 12 16 typical (ns) 6.6 6.8 7.0 7.2 7.4 7.6 90% 10% 1.5ns 1.5ns +3.0v 0v t r t f measurements: all circuit delays are measured at the +1.5v level of inputs and outputs, unless otherwise specified. input pulses sp00368
r xcr5128: 128 macrocell cpld 17 www.xilinx.com ds041 (v1.4) january 19, 2001 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. pin function and layout xcr5128 i/o pins func- tion block macro- cell pc84 pq100 vq100 tq128 pq160 notes 1 1 - 4 2 3 160 12----- 1 3 12 3 1 2 159 1 4 - - - 1 158 1 5 11 2 100 128 153 1 6 10 1 99 127 152 17----- 1 8 9 100 98 126 151 1 9 - 99 97 125 150 110----- 1 11 8 98 96 124 149 1 12 - - - 122 147 1 13 6 96 94 121 146 1 14 5 95 93 120 145 115----- 1 16 4 94 92 119 144 2 1 22 16 14 20 21 22----- 2 3 21 15 13 19 20 24 ---1819 2 5 20 14 12 17 18 2 6 - 12101516 27----- 2 8 18 11 9 14 15 2 9 17 10 8 13 14 210----- 2 11169 71213 2 12 - - - 11 12 2 13158 61011 214-75910 215----- 216146 48 9(1) 3 1 - 27253641 32----- 3 3 31 26 24 32 33 34 ---3132 3 5 30 25 23 30 31 3 6 29 24 22 29 30 37----- 3 8 28 23 21 28 29 3 9 - 22202728 310----- 3 11 2754192627 3 12 - - - 24 25 3 13 2519172324 3 14 2418162223 315----- 3 16 2317152122(1) 4 1 41 39 37 50 59 42 ----- 4 3 40 38 36 49 58 44 ---4857 4 5 39 37 35 47 56 4 6 - 35334554 47 ----- 4 8 37 34 32 44 53 4 9 36 33 31 43 52 410----- 4 11 3532304251 4 12 - - - 41 50 4 13 3431294049 4 14 - 30 28 39 48 415----- 4 16 3329273843 5 1 44 42 40 53 62 52 ----- 5 3 45 43 41 54 63 54 ---5564 5 5 46 44 42 56 65 5 6 - 46445867 57 ----- 5 8 48 47 45 59 68 5 9 49 48 46 60 69 510----- 5 11 5049476170 5 12 - - - 62 71 5 13 5150486372 5 14 - 51 49 64 73 515----- 5 16 5252506578 6 1 - 54526780 62 ----- 6 3 54 55 53 71 88 64 ---7289 6 5 55 56 54 73 90 6 6 56 57 55 74 91 67 ----- 6 8 57 58 56 75 92 6 9 - 59577693 610----- 6 11 5860587794 6 12 - - - 79 96 6 13 6062608097 func- tion block macro- cell pc84 pq100 vq100 tq128 pq160 notes
r xcr5128: 128 macrocell cpld ds041 (v1.4) january 19, 2001 www.xilinx.com 18 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. (1) jtag pins xcr5128 global, jtag, power, ground, and no connect pins (1) global 3-state pin facilitates bed of nails testing without using logic resources. 6 14 6163618198 615----- 6 16 6264628299(1) 7 1 63 65 63 83 100 72----- 7 3 64 66 64 84 101 7 4 - - - 85 102 7 5 65 67 65 86 103 7 6 - 69 67 88 104 77----- 7 8 67 70 68 89 105 7 9 68 71 69 90 106 710----- 7 11 69727091107 7 12 - - - 92 109 7 13 70737193110 7 14 - 74 72 94 111 715----- 7 16 71757395112(1) 8 1 - 77 75 100 121 82----- 8 3 73 78 76 101 122 8 4 - - - 102 123 8 5 74 79 77 103 128 8 6 75 80 78 104 129 87----- 8 8 76 81 79 105 130 8 9 - 82 80 106 131 810----- 8 11 77 83 81 107 132 8 12 - - - 109 134 8 13 79 85 83 110 135 8 14 80 86 84 111 136 815----- 8 16 81 87 85 112 137 func- tion block macro- cell pc84 pq100 vq100 tq128 pq160 notes pin type pc84 pq100 vq100 tq128 pq160 notes in0 83 89 87 114 139 in1 1 91 89 116 141 in2 84 90 88 115 140 in3 2 92 90 117 143 gtsn 84 90 88 115 140 (1) clk0 83 89 87 114 139 clk1 44 42 40 53 62 clk2 41 39 37 50 59 clk3 4 94 92 119 144 tck 62646282 99 tdi 14 6 4 8 9 tdo 71757395 112 tms 23171521 22 vcc 3, 13, 26, 38, 43, 53, 66, 78 5, 20, 36, 41, 53, 68, 84, 93 3, 18, 34, 39, 51, 66, 82, 91 7, 25, 46, 52, 66, 87, 108, 118 8, 26, 55, 61, 79, 104, 133, 143 gnd 7, 19, 32, 42, 47, 59, 72, 82 13, 28, 40, 45, 61, 76, 88, 97 11, 26, 38, 43, 59, 74, 86, 95 16, 37, 51, 57, 78, 96, 113, 123 17, 42, 60, 66, 95, 113, 138, 148 no connects - - - 4, 5, 6, 33, 34, 35, 68, 69, 70, 97, 98, 99 1, 2, 3, 4, 5, 6, 7, 34, 35, 36, 37, 38, 39, 40, 44, 45, 46, 47, 74, 75, 76, 77, 81, 82, 83, 84, 85, 86, 87, 114, 115, 116, 117, 118, 119, 120, 124, 125, 126, 127, 154, 155, 156, 157
r xcr5128: 128 macrocell cpld 19 www.xilinx.com ds041 (v1.4) january 19, 2001 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. 84-pin plcc 100-pin pqfp 100-pin vqfp 128-pin tqfp 160-pin pqfp plcc 11 1 75 12 32 74 54 33 53 sp00467a sp00468a qfp 100 81 1 30 80 51 31 50 sp00485a tqfp 100 76 1 25 75 51 26 50 sp00469b lqfp 128 1 38 39 65 64 103 102 tqfp sp00470b pqfp 160 1 40 41 81 80 121 120
r xcr5128: 128 macrocell cpld ds041 (v1.4) january 19, 2001 www.xilinx.com 20 1-800-255-7778 this product has been discontinued. please see www.xilinx.com/partinfo/notify/pdn0007.htm for details. ordering information revision history component availability pins 84 100 128 160 type plastic plcc plastic pqfp plastic vqfp plastic tqfp plastic pqfp code pc84 pq100 vq100 tq128 pq160 xcr5128 -15 i i i i i -12cccc c -10 c, i c, i c, i c, i c, i -7cccc c date version # revision 9/16/99 1.0 initial xilinx release. 2/10/00 1.1 coverted to xilinx format and updated. 8/10/00 1.2 updated features and pinout tables. 10/09/00 1.3 added discontinuation notice. 01/19/01 1.4 added pin descriptions to pc84 package to vcc and gnd. example: xcr5128 -7 pc 84 c temperature range number of pins package type speed options -15: 15 ns pin-to-pin delay -12: 12 ns pin-to-pin delay -10: 10 ns pin-to-pin delay -7: 7.5 ns pin-to-pin delay temperature range c = commercial, t a = 0 c to +70 c i = industrial, t a = ? 40 c to +85 c packaging options pc84: 84-pin plcc pq100: 100-pin pqfp vq100: 100-pin vqfp tq128: 128-pin tqfp pq160: 160-pin pqfp device type speed options

▲Up To Search▲

Price & Availability of XCR5128-7TQ128C

	To Download XCR5128-7TQ128C Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .